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1Scalable Parasitic Charge Redistribution:
Design of High-Efficiency Fully Integrated
Switched-Capacitor DC-DC Converters
Nicolas Butzen, Student Member, IEEE, and Michiel Steyaert, Fellow, IEEE
Abstract—This paper introduces a technique, called Scal-
able Parasitic Charge Redistribution (SPCR), that reduces
the parasitic Bottom-Plate (BP) losses in fully-integrated
Switched-Capacitor (SC) voltage regulators up to any
desired level. This is realized by continuously redistributing
parasitic charge in-between phase-shifted converter cores.
Because earlier models described the ratio of this parasitic
coupling to the flying capacitance as the only limiting
factor on the achievable fully-integrated efficiency, the
use of SPCR allows SC converters to achieve efficiencies
previously deemed impossible. Transistor leakage is shown
to be another limiting factor and is added to existing models
which are then used to prove the effectiveness of SPCR over
a wide range of power densities (up to 10W/mm2) and
technological parameters. The implementation of SPCR
requires little overhead thanks to the use of Charge
Redistribution Buses. A 1/2 converter is fabricated in a
40nm bulk CMOS technology that demonstrates SPCR by
achieving a record efficiency for fully-integrated closed-loop
SC converters of 94.6%.
Index Terms—Switched-Capacitor, DC-DC, Power man-
agement, Fully Integrated, Scalable Parasitic Charge Re-
distribution, High Efficiency, Loss Model, Optimization,
Parasitic, Bottom-Plate Losses
I. INTRODUCTION
IN the past few years the delivery of power to Inte-grated Circuits (IC) has become increasingly difficult
for a wide range of applications. At the core of this issue
lies the continued scaling of supply voltages. Lowering
the supply voltage of applications has simultaneously
lead to an increase of their intake current, which has in
turn increased the resistive IR losses and di/dt effects
in the Power Delivery Network (PDN). In high-end CPU
processors, for example, a larger and larger proportion
of the I/O pins is needed for power and ground [1] [2],
while in recent smartphone processors, more than 30% of
the energy is lost due to PDN- and Power Management
IC (PMIC)-induced voltage margins [3].
As a solution to this problem, many have suggested
moving part of the voltage conversion on chip using
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Fully Integrated Voltage Regulators (FIVR) [3] [4] [5].
Doing so would reduce the intake current by the achieved
on chip Voltage Conversion Ratio (VCR) and allow for
closer regulation. PDN and regulator induced voltage
margins can thus be significantly reduced, and the overall
system efficiency is increased. Furthermore, combined
with techniques such as Dynamic Voltage and Frequency
Scaling (DVFS), having per-core or per-domain voltage
conversion and regulation could enable further energy
savings [6]. However, to warrant the use of FIVR’s, it is
crucial that the aforementioned gains do not get eclipsed
by the decreased FIVR efficiency compared to external
PMIC’s, caused by the lower quality of passives and
larger parasitics in the monolithic context. Consequently,
the FIVR’s efficiency is often considered to be its most
important specification [3]. Another important attribute
of a FIVR is its output power density which determines
its economic feasibility for a given application. For
certain applications, achieving sufficient power density
in a fully-integrated environment is still the subject of
ongoing research.
Switched-Capacitor (SC) converters have become the
most popular type of FIVR because, contrary to inductive
converters, they only use switches and capacitors, both
of which are native to CMOS, and scale well into deep
sub-micron nodes. In the optimization space of this type
of converter there is a clear trade-off between power
and efficiency, which is especially pronounced at high
output power densities. Here, the generally limited ca-
pacitance density available on-chip, together with switch
conductance- and drive losses, restrict the converter’s
efficiency [7]. For decreasing output power, however,
less and less efficiency can be gained until eventually
a maximum is hit. According to previous models [7],
this maximum obtainable efficiency of a SC DC-DC
converter is described by
ηmax =
1
1 +
√
αBPKBPKc
, (1)
and depends on three factors. KBP and Kc are topo-
logical constants whose optimal value is determined by
2the converter’s VCR, while the other, αBP , is the relative
size of the parasitic coupling of the flying capacitor, the
so-called Bottom-Plate (BP) capacitance, to the size of
the flying capacitance itself. This leads to the interesting
observation that the efficiency ceiling is seemingly only
dependent on the capacitor quality. Later in this paper,
it will be shown that also the quality of transistors is
important.
Generally speaking, the larger the relative distance
between the converters in- and output voltage, and the
larger αBP , the lower the efficiency that can be obtained.
With αBP typically around 1.5% for Metal-Oxide-Metal
(MOM) and Metal-Insulator-Metal (MIM), and 7% for
Metal-Oxide-Semiconductor (MOS) capacitors, an SC
1/2 converter could theoretically achieve efficiencies up
to 89% and 79% respectively. Due to additional losses
(control, leakage, interconnect, ...) the effective effi-
ciency ceiling is lower, but its existence is still confirmed
by previous work [8] [9]. The highest reported fully
integrated closed-loop converter efficiencies in baseline
CMOS are 87% [10], although at a more favorable VCR
of 2/3, and 85% [11], both using MIM capacitors. Higher
efficiencies have been demonstrated using either open-
loop converters with VCR’s very close to 1:1 (95%
in 15/16) [12], or high-density Deep-Trench (88% in
1/2) [13] or Ferro-Electric (91% in 1/2) [14] capacitors,
which have reportedly up to 25 times lower αBP .
However, these capacitors are not part of baseline CMOS
and thus require additional masks and costs.
Due to its importance on the achievable efficiency,
some have suggested to short the BP nodes of two
converters in anti phase during the dead time in-between
phase transitions, effectively redistributing half of the
parasitic charge from the discharging BP capacitor to the
charging one [1] [15]. The supply voltage consequently
only needs to supply the remaining half to charge the BP
capacitor, resulting in a 2x reduction in BP losses. While
effective, this method does not scale to higher levels of
redistribution because it still uses the same two-phase
control signals for the converter.
This paper is organized as follows. In Section II, a
technique that reduces the BP losses up to any desired
level, called Scalable Parasitic Charge Redistribution
(SPCR), is introduced. Its effect on the design space of
fully-integrated SC converters will be explored in Sec-
tion III. Section IV goes into more detail how SPCR can
be efficiently implemented using an example implemen-
tation. Measurement results, showing the effectiveness of
SPCR in a realized converter, are discussed in Section V.
Finally, Section VI highlights the important conclusions
of this work in a brief summary.
(a)
(b)
Fig. 1. Regular switched capacitor converter. (a) Normal represen-
tation using lumped capacitors. Cfly and CBP are the flying and
parasitic capacitor respectively. (b) Alternative representation used in
this paper.
II. SCALABLE PARASITIC CHARGE REDISTRIBUTION
A. Regular Switched-Capacitor Converters
In Fig. 1a the general working principle of a regular
SC converter’s flying capacitor is portrayed. Each phase,
a certain amount of charge is pumped by the flying
capacitor, depending on the voltage mismatch between
both domains and the size of the capacitor, Cfly. How-
ever, in order to keep this process running, once every
other phase, charge needs to be invested into the parasitic
BP capacitor. This parasitic charge, qpar, scales with
the size of the parasitic coupling, CBP , and the voltage
step between both domains, ∆V . The former is largely
determined by the process technology and the type of
capacitors used. Instead, ∆V will be key in reducing the
associated BP losses up to any desired level. Figure 1b
shows an alternative representation of the same converter
but with additional emphasis on the bottom-plate voltage,
VBP . This representation will be used throughout this
paper.
A popular technique used in SC converters in literature
is Time-Interleaving (TI) or Multi-phasing [16] [17].
Here, the converter is split up into N smaller converter
cores. An example TI converter is shown in Fig. 2. Each
clock edge, the 2 cores that have been in the high/low
state the longest, transition to the next state by fully
charging/discharging their VBP to VH /VL. Consequently,
while this technique does reduce the output voltage rip-
ple significantly [16], the BP losses remain unchanged.
3Fig. 2. An example Time-Interleaved switched-capacitor converter
with 8 cores. Each labeled circle represents a different converter core.
Arrows represent actions during phase transition.
(a)
(b)
Fig. 3. State transitions of (a) a regular SC converter or a time
interleaved converter core and (b) a SPCR converter core
B. Charge Redistribution
The general idea of SPCR is straightforward: Instead
of having N TI converter cores working in parallel to
one another, the cores will actively and continuously
redistribute their parasitic charge amongst each other to
reduce the BP losses and thus enhance their efficiency.
To this end, a dedicated BP charging and a dedicated
BP discharging state are introduced (Fig. 3). Rather than
transitioning from a high state directly to a low state, a
core will first enter the dedicated BP discharging state.
Likewise, a core will go through the BP charging state
when going from the low to the high state.
In Fig. 4 an example SC converter using SPCR is
shown. Cores that are neither in the regular high, nor in
the regular low state, are instead in the BP charging or
discharging state. Here, all the regular power transistors
are non-conducting and the core itself can only be at a
set number of intermediate levels, chosen during design
time. At every clock edge, each BP charging core is
paired up with the BP discharging core which is in the
closest, yet higher intermediate level. By shorting the BP
nodes of each pair, their VBP ’s average out by transfer-
ring charge from the BP discharging to the BP charging
core. This is called a Charge Redistribution Step (CRS)
and results in all paired BP charging cores going up,
Fig. 4. An example switched-capacitor converter using Scalable
Parasitic Charge Redistribution (SPCR) with 8 cores and 3 Charge
Redistribution Steps (CRS). Arrows represent actions during phase
transitions.
and all paired BP discharging cores going down one
intermediate level. BP charging/discharging cores which
are already at the highest/lowest intermediate level, and
can consequently pair up no more, are instead pulled
up/down to the high/low state. Furthermore, to keep
this process going, every two phases, the two cores that
have been in the high/low state for the longest time, are
transferred to the BP discharging/charging state. The end
result is that the low to high transition is now completed
approximately adiabatically using a fixed number of
CRS, equal to the number of intermediate levels and that
VH only needs to supply enough charge to pull the core
up to the high state, which is in general (CRS+1) times
lower than the charge without SPCR. The BP losses are
consequently also reduced by the same factor:
PBP,SPCR =
PBP,regular
CRS + 1
. (2)
Because all cores are phase-shifted versions of each
other, the necessary connections between cores and tim-
ing of the charge exchanges are known at design time,
significantly simplifying the design of this kind of SC
converter. The phases as shown in Fig. 4 are also stable
and require no initialization. This can intuitively be
explained as follows: Because every CRS is an averaging
operation, the voltage of an intermediate level will be
the average of its surrounding levels. The intermediate
levels will subsequently naturally spread evenly between
the boundary conditions of VH and VL.
SPCR can be implemented no matter the switched-
capacitor topology, and thus VCR, by applying the
technique to each unique capacitor separately. For a SC
converter using SPCR there are two important design
parameters: The total number of cores, N , and the
number of intermediate levels or charging steps, CRS.
The only condition for SPCR to work in theory is given
by equation (3). If it is not met, there are simply not
enough cores to pair up each phase transition.
4Fig. 5. Charge transfers during single Charge Redistribution Step
(CRS) of a flying capacitor with parasitic Top-Plate (TP) coupling and
the equivalent Bottom-Plate (BP) coupling.
N ≥ CRS + 1 (3)
C. Top Plate
While in literature the losses corresponding to the par-
asitic coupling of the flying capacitor or often referred to
as Bottom-Plate losses, the equivalent parasitic capacitor
is not necessarily entirely or even partly connected to the
flying capacitor bottom-plate node. Metal-finger based
MOM capacitors, for example, generally have equal
coupling on the Top Plate (TP) and the BP. At the same
time, capacitors with an asymmetrical parasitic coupling
can still be connected such that the node with the highest
voltage has most of the coupling. Using SPCR with
capacitors which have significant TP coupling raises
the interesting question: Should the charge redistribution
(also) take place at the top side of the flying capacitor?
In Fig. 5 a single CRS of a core in the BP charging
state which has a certain TP coupling CTP is shown.
This situation can be modeled with an equivalent CBP,eq ,
shown in the same figure, which is the series of its parts.
If CTP is sufficiently small compared to Cfly, CBP,eq
will be approximately equal to CTP and the voltage step
on the top plate can be approximated by the voltage step
on the BP plate. The parasitic charge on the TP can thus
indeed be redistributed through the BP node. However,
two important second-order effects occur when doing
so. First, for step-down converters, the total TP swing is
generally larger than the total BP swing due to the fact
that such a converter transfers charge from a high- to a
low voltage by charging its flying capacitors in a high-
and discharging the same capacitors in a low voltage
domain. Consequently, this pumped charge, ultimately
meant for the converter output, is added as an extra
voltage difference to the TP swing, as shown in Fig. 6a.
This extra swing will not be redistributed through this
method which means that more charge will need to be
supplied in the transition to the high state. The parasitic
coupling losses will thus be higher than described by
(a)
(b)
Fig. 6. Simulated waveforms of (a) the Top-Plate (TP) and Bottom-
Plate node voltages and (b) the flying capacitor voltage, of a SPCR
SC converter redistributing TP charge through the BP node.
equation 2. At the same time, though, a CRS of the TP
coupling through the BP node also charges Cfly (Fig.
6b). The authors refer to this effect as parasitic charging.
In the case of a step-down converter this additional
charge is generally in the same direction as the regular
pumped charge (occurring in the high and low state)
and thus more charge is pumped to the converter output
than usual. In terms of losses, both effects were found
to cancel each other out. In fact, in a direct comparison
of a converter with only TP coupling to one with only
BP coupling, no significant change in efficiency was
witnessed. The TP coupling converter does, however,
always produce a higher output voltage.
Redistributing charge from the TP and BP nodes
simultaneously has the undesirable effect of also re-
distributing charge on Cfly meant for the output of
the converter. This significantly increases the converter’s
output resistance and should therefore not be considered.
III. SWITCHED-CAPACITOR MODEL AND
OPTIMIZATION WITH SPCR
A. Regular SC Losses
An SC converter can be modeled as an ideal voltage
converter, followed by a finite output resistance and
an extra parasitic shunt resistor [7] [15]. The finite
output resistance is caused by a combination of capacitor
5TABLE I
OVERVIEW OF SWITCHED-CAPACITOR TOPOLOGICAL FACTORS.
Topological factor Formula
Kc
∑
caps,i
a2c,i
C%,i
Ks
∑
switches,i
a2r,i
G%,i
KBP
∑
caps,i
C%,i
(
∆Vi
Vout
)2
charge sharing- or Slow-Switching Limit (SSL) losses
and switch resistance- or Fast-Switching-Limit (FSL)
losses, respectively given by
PSSL =
I2L
fswCfly
Kc, (4)
PFSL =
I2L
Gtot
Ks
D
, (5)
with IL the load current, fsw the switch frequency,
Cfly the total flying capacitance, Kc a topological fac-
tor dependent on the capacitor charge multipliers ac,i
and relative capacitor sizes C%,i [18], Gtot the total
switch conductance, D the switch duty cycle and Ks
a topological factor dependent on the switch charge
multipliers ar,i and relative switch sizes G%,i [18]. The
parasitic losses, on the other hand, are in current models
primarily attributed to the dynamic BP and transistor
losses, described by
PBP = αBPCflyfswV 2outKBP , (6)
Ptrans = αtGtotfswV 2trans, (7)
respectively, with Vout the output voltage, KBP the
topological capacitor node swing factor [19], αt the
transistor capacitance per unit conductance and Vtrans
the transistor voltage swing. Note that (7) assumes only
one type of transistor is used and that Vtrans is equal
for all transistors. An overview of all topological factors
is given in Table I.
B. Transistor Leakage
According to (1), using SPCR could lead to converter
efficiencies arbitrarily close to 100%. This apparent lack
of trade-off hints to the need to include more loss
contributors in the SC model. Therefore, the effect of
transistor leakage is investigated.
A (NMOS) transistor in the non-conducting state has
a drain to source current, Isubt, and a reverse gate
tunneling current from drain to the gate, Irev . In the
conductive state there also is a gate tunneling current,
Igate, from the gate to the channel [20]. The associated
losses are given by
Pl,nc =
∑
switches,i
(1−Di)Vblock,i
(
Isubt,i + Irev,i
)
(8)
Pl,c =
∑
switches,i
DiVtrans,iIgate,i. (9)
with Di the switch duty cycle and Vblock,i the blocking
voltage. Assuming that Vblock, Vtrans and D are identical
for all switches, the total leakage losses can be simplified
to
Pl = αl(D)GtotV 2out, (10)
where αl is the normalized average leak-to-conductance
conductance ratio,
αl(D) = (1−D)αl,ncV
2
block
V 2out
+Dαl,c
V 2trans
V 2out
, (11)
and αl,c and αl,nc are the conductance ratio’s of the
conducting- and non-conducting phase respectively. Sim-
ilarly to the dynamic losses, these leakage losses are
modeled as an extra shunt resistor.
C. Regular SC optimization
Combining all these losses together, one can describe
the total loss of a SC converter as
Ploss = PSSL + PFSL + PBP + Ptrans + Pl. (12)
Note that while the total conduction losses (combi-
nation of PSSL and PFSL) can be more accurately
formulated using either a quadratic sum [15] or vari-
ations thereof [21], the addition used here allows us
to simplify the equations and still come up with in-
sightful conclusions, similar to the approach in [7].
Also, rather than optimizing Ploss, the normalized losses
PN = PlossPL , with PL the load power, are used. The
latter has the advantage of being directly related to the
converter’s efficiency, without needing another parameter
as η= 11+PN
For the regular SC converter, the converter frequency,
fsw, and total transistor conductance, Gtot, are consid-
ered to be the most important design parameters. A third
parameter, which is usually set by the converter’s spec-
ifications is the output power density, PD. Optimizing
the normalized losses for these parameters, under the
assumption that the total transistor area is negligible
compared to the capacitor area, gives the following
conditions:
6∂PN
∂fsw
= 0⇔ PSSL = PBP + Ptrans, (13)
∂PN
∂Gtot
= 0⇔ PFSL = Pl + Ptrans, (14)
∂PN
∂PD
= 0⇔ PFSL + PSSL = PBP + Ptrans + Pl.
(15)
Thus, regardless of power density, (13) and (14) must
be satisfied in an optimal design, which implies the
total conductance losses should always be at least as
large as the sum of the others combined. The maximum
efficiency, on the other hand, is achieved when also
(15) is met. In this case, the output power density will
tend to zero, the dynamic transistor charging losses,
Ptrans, will be zero, and fsw and Gtot will be such
that PSSL = PBP and PFSL = Pl, respectively. The
corresponding minimal normalized losses are
PN,min =
2
√
PSSLPBP + 2
√
PFSLPl
PL
(16)
PN,min = 2
√
αBPKBPKc + 2
√
αl(D)
Ks
D
. (17)
Thus, similarly to the capacitors, the quality of the
transistors, determined by the conductance ratio, puts
a limit on the maximum obtainable efficiency of a
switched-capacitor converter.
D. SPCR optimization
Using Scalable Parasitic Charge Redistribution will
change the losses of an SC converter in three ways.
1) BP losses: The BP losses will be reduced accord-
ing to (2), assuming no second-order effects, discussed
in section II-C, take place.
2) Duty cycle: Due to the dedicated BP charg-
ing/discharging state, the duty cycle of the regular power
transistors in a two-phase converter are lowered to
D =
N − CRS
2N
, (18)
which will increase PFSL and change αl.
3) Charge Redistribution Transistors (CRT): Because
each transistor is shared between two cores, only CRS2
CRT’s per core are needed to perform the parasitic
charge exchanges. N ·CRS2 extra transistors are conse-
quently required in total, which will all add dynamic
transistor- and leakage losses. Assuming each CRT is
sized such that 3 RC time constants equal one CRS
time period, the total CRT conductance, GCRT , and
associated losses, using (7) and (10), can be respectively
described by
TABLE II
SUMMARY OF LOSS CONTRIBUTORS INFLUENCED BY SPCR
DESIGN PARAMETERS.
Loss contributor Scaling
Parasitic Bottom-Plate
1
CRS + 1
Power Transistor FSL
2N
N − CRS
Power Transistor Leakage αl
(
N − CRS
2N
)
CRT Overhead Gate N · CRS
CRT Overhead Leakage αl
(
1
N
)
·N · CRS
GCRT = 3αBP fswCfly
N · CRS
2
, (19)
Ptrans,CRT = 3αBPαtf2swCflyV
2
trans
N · CRS
2
, (20)
Pl,CRT = 3αBPαl(N−1)fswCflyV 2out
N · CRS
2
.
(21)
The scaling of each loss contributor that is influenced
by either N or CRS is summarized in Table II. No
straight-forward model is found to determine the optimal
N or CRS, which means that in a practical design a nu-
merical optimizer is required. For the optimal normalized
losses on the other hand, the following approximation,
derived using asymptotic analysis, is proposed:
PN,SPCR,min ≈ 3
√
αBPKBPKc
6
√
KBP
αl(0)
+ 2
√
αl(2−1)
2−1
Ks.
(22)
Note the similarities between (17) and (22). Because
the duty cycle of a two-phase converter is 0.5, the second
term is the same in both instances, while the first is
2
3
6
√
KBP
αl(0)
times smaller in the SPCR case. Figure. 7
provides a visual comparison. As expected, for very large
conduction ratios, the second term in (22) dominates,
and the losses are very similar. For smaller ratios,
however, SPCR significantly reduces the impact of the
BP coupling, and allows for much higher efficiencies to
be achieved. In general, the higher the transistor quality,
the higher the gain with SPCR.
In Fig. 8, a comparison is made for practical power
densities. SPCR increases the efficiency over the entire
power density range of 10µW/mm2 to 10W/mm2 and
for all parameter variations. At high power densities, the
improvement due to SPCR is invariant to the conduc-
tance ratio, which means low-VT or High-Performance
7(a)
(b)
Fig. 7. Maximum achievable efficiency of (a) a regular 2:1 SC
converter and (b) a 2:1 converter using SPCR.
(HP) devices can be used. Furthermore, the impact of
αBP is noticeably reduced. For lower power densities,
on the other hand, the use of Low-Power (LP) or high-
VT devices provides a significant efficiency boost.
IV. SPCR IMPLEMENTATION
To verify the obtainable efficiencies of the SPCR tech-
nique, a fully-integrated 2:1 SC converter was designed
using 16 cores and 9 CRS, thus reducing the BP losses
tenfold. A system overview of the converter is shown in
Fig. 9. Note that because SPCR naturally extends on the
time-interleaving concept, no decoupling is used at the
output of the converter.
A. Charge Redistribution Bus
For the charge exchanges to take place, a total of 72
different core interconnections are needed, which will
all add overhead area and extra losses due to charging
and discharging of their parasitic coupling. Instead, 8
Charge Redistribution Buses (CRB) are used, as shown
in Fig. 10. The principle of a CRB is very similar to a
data bus: When two BP nodes need to be shorted, they
are both connected to the same bus. Furthermore the bus
they use depends on their resulting intermediate voltage
(a)
(b)
Fig. 8. Comparison of the efficiency and normalized losses of a
regular 2:1 SC converter to one with SPCR for (a) a fixed αl of 1e-6
and (b) a fixed αBP of 1.5%.
level after their VBP ’s average out. The end result is
that significantly less area overhead is needed and that
the voltage swing, and associated parasitic loss, on each
CRB is approximately zero, effectively making them DC
voltage rails. Normally this would require 9 buses (one
for each intermediate level). In this design, however, the
0.5xVout bus is replaced with a short connection between
each in- and anti-phase pair which are already placed
physically close to each other because they share most
control signals. Also, note that while with this topology
only one set of CRB’s is necessary, if a topology has
more than one capacitor with a unique BP swing, each
will require its own set of CRB’s.
B. Control
The output of the converter is regulated at a fixed
voltage Vref using a lower-bound hysteretic controller
clocked at 50MHz [22]. Because for an uneven CRS
a core is only switched to Vout once every other
phase, each comparator trigger event needs to cause
two phase transitions to assure a fast response time.
8Fig. 9. System overview of the 2:1 converter, showing the controller and transistor-level implementation of the converter cores.
Fig. 10. Core interconnect schema using Charge Redistribution Buses
(CRB) and a direct 0.5xVout connection between in- and anti-phase
cores.
This is done using a XOR-based edge detector with a
variable delay block, which passes two pulses at a time
to a 32-phase Non-Overlapping-Clock (NOC) generator.
The NOC generator, implemented by 32 ring-connected
dynamic master-slave Flip-Flops (FF) shown in Fig. 11,
is designed such that the width of the pulse determines
the non-overlapping time between each of the one-hot
coded 32 phases (Fig. 12a). Note that in order to function
properly, the FF’s need to be initialized such that all but
one are in the same state.
All 32-phase signals are subsequently used to locally
generate the correct control signals according to the
decoding schema shown in Figure 12b or a phase-shifted
version thereof. The decoder itself can be efficiently
implemented using a total of 9 NAND2 and 9 INV
Fig. 11. Implementation of the 32-phase Non-Overlapping-Clock
(NOC) generator.
gates for the CRT signals, and 2 Set-Reset (SR) latches
for the regular power transistors. Two capacitively cou-
pled levelshifters shift the necessary signals to the high
domain (Vout to Vin) [23]. While efficient, this type
of levelshifter does tend to limit the converter’s input
range. This can be explained as follows: As (Vin−Vout)
gets larger relative to Vout, the coupling capacitors will
achieve less and less of the full swing in the higher
domain. Furthermore, thanks to their increasing Vgst,
the top cross-coupled inverter pair’s gain will also in-
crease relative to the gain of the bottom driving buffers.
Combined with differences in arrival times of the phase
9(a)
(b)
Fig. 12. Details of (a) the non-overlapping phase generation by pulse-
width modulation of the clock, and (b) a local decoder schema.
Fig. 13. Annotated micrograph of the fully-integrated 2:1 SC
converter using SPCR, measuring 2.4mm2 without bond pads.
and anti-phase component of the input of the levelshifter,
the signal will eventually no longer be passed on to the
higher domain properly.
V. REALIZATION AND MEASUREMENTS
The design is realized in a 40nm baseline CMOS
process, using 10nF of MOM capacitance and high-VT
devices to lower the parasitic conductance ratio. Using
(17), the theoretical maximum efficiency of the technol-
ogy was determined to be approximately 89% for a 2:1
conversion. The converter, shown in Fig. 13, measures
0.94x2.59mm2 without bond pads and has a total active
area of 2.2mm2. The core pairs are distributed in two
rows with the CRB’s and control signal interconnections
in-between. Their relative placement was optimized for
minimal signal interconnect length.
A. Efficiency
Figure 14 shows the converter’s measured closed-
loop efficiency versus output power for an input voltage
Fig. 14. Measured efficiency versus output power for Vin=1.855V
and Vout=900mV. A peak efficiency of 94.6% is achieved for output
powers of 2.7mW to 3.15mW.
and output voltage of 1.855V and 900mV, respectively.
The efficiency was measured using Kelvin contacts and
includes all system losses. A record efficiency of 94.6%
is achieved at an output power of 3.15mW. Due to the
input-referred quiescent current of 15µA, the measured
efficiency remains high for a wide range of output pow-
ers: At 13% of the maximum output power of 3.85mW,
the efficiency is still above 90%.
The converter also maintains a high efficiency over its
entire usable input voltage range of 215mV, as shown in
Fig. 15. The lowest efficiency, measured at the maximal
Vin of 2.07V, was determined to be 88.6%, which is
higher than the previous State-of-the-Art [9]. SPCR does
consequently not solely increase the efficiency of the
nominal design point, but also boosts the efficiency
over the entire voltage range. The V CR-to-V CRideal
ratio, an indication of the converter’s conduction losses,
reaches a maximum value of 97%, which corresponds to
an equivalent drop-out voltage of less than 30mV. This
low value can be partly attributed to the symmetrical
parasitic coupling of MOM capacitors and the parasitic
charging effect discussed in section II-C. Also, note
that at the nominal design point, the conduction losses
account for slightly more than 50% of the total losses,
which conforms to a properly optimized design as shown
by (13) and (14).
B. Controller
To validate the hysteretic controller, it is tested under
worst-case load-regulation conditions, as shown in Fig.
16. Here, the load current is switched from the nominal
load of 4.25mA to zero and back with a transient
time of 8ns and with a fixed Vin of 1.855V and Vref
of 900mV. Without the use of an internal or external
output capacitor, CDC , the droop and overshoot are only
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Fig. 15. Measured efficiency and V CR-to-V CRideal ratio versus
Vin for a constant load impedance, RL, and Vref of 212Ω and 900mV
respectively.
Fig. 16. Full load-step transient response with Vin=1.855V and
Vref=900mV, with a transient time of 8ns.
21mV and 18mV respectively, showing the fast response
capabilities of the lower-bound hysteretic control. The
worst-case output voltage ripple, for the nominal input
voltage of 1.855V, was found to be 18mV.
C. SPCR Start-up
As mentioned in section II-B, the use of SPCR does
not require any kind of initialization because it is inher-
ently stable due to the averaging operation. To support
this claim, the start-up of the charge redistribution buses
was measured using regular nominal-operation control
signals. As can be seen in Fig. 17, the CRB’s volt-
ages converge. Furthermore, their steady-state values are
evenly spread between ground and Vout, which confirms
the basic working principle of the CRB’s.
D. Comparison
Finally, this work is compared to the state-of-the-art
of fully-integrated closed-loop SC converters in Fig. 18
Fig. 17. Start-up of the Charge Redistribution Buses (CRB) with
nominal-operation control signals.
Fig. 18. Visual comparison of this work to the state-of-the-art of
fully-integrated closed-loop Switched-Capacitor (SC) converters [9].
and Table III [24]. Thanks to the presented Scalable
Parasitic Charge Redistribution (SPCR) technique, the
realized converter achieves a higher efficiency than any
other fully-integrated SC regulator, including those using
Deep-Trench and Ferro-Electric capacitors which require
extra masks. The in this work achieved efficiency of
94.6% is consequently a new record. When comparing
for the same 1/2 ratio, thus negating topological differ-
ences (KBP , Kc, Ks), the use of SPCR leads to a 68%
and 42% reduction in normalized losses compared to
bulk CMOS and Ferro-Electric regulators, respectively,
which shows the significant advantage SPCR provides.
Furthermore, because SPCR extends naturally on
time-interleaving, the presented work realizes a small
output voltage ripple without the use of any load ca-
pacitance, Cdc, and a higher output power and power
density compared to other highly-efficient bulk CMOS
regulators.
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TABLE III
COMPARISON TO STATE-OF-THE-ART.
Item This work [24] [10] [11] [13] [14]
Technology 40nm 90nm 250nm 32nm SOI 130nm
Capacitors MOM MIM MIM Deep-trench Ferro-Electric
Conversion Ratio’s 1/2 4/5 2/3 4Bit Recursive 2/3 1/2 1/1 2/3 1/2 1/3
Vin [V ] 1.855-2.07 0.7-1.2 2.5 1.8 1.5
Vout [V ] 0.9 0.5-0.85 0.1-2.18 0.7-1.1 0.4-1.1
PL @ ηpeak [mW ] 3.15 2.7 2.4* 900* 0.48*
Area [mm2] 2.4 3 4.65 1.968 0.37
PD @ ηpeak [mW/mm2] 1.3 0.9 0.52* 460* 1.3*
ηpeak 94.6% 87% 85% 88%* 93%
ηpeak @ VCR = 1/2 94.6% / 85%* 88%* 91%*
PN @ VCR = 1/2 5.7% / 17.7%* 13.6%* 9.9%*
Vripple [mV ] 18 60 / 30 /
N 16 1 1 64 4
Cdc [nF ] 0 3.7* / 0 /
*estimate based on graphs
VI. CONCLUSION
In this paper the need for highly-efficient fully-
integrated voltage regulators and the parasitic substrate
coupling as limitation for high efficiency in SC convert-
ers were discussed. A novel technique called Scalable
Parasitic Charge Redistribution (SPCR) was proposed
that reduces these parasitic coupling losses up to any de-
sired level by continuously redistributing parasitic charge
in-between phase-shifted converter cores. Because ac-
cording to previous theoretical models this could lead
to efficiencies arbitrarily close to 100%, the effect of
transistor leakage was investigated and was found to
be another limiting factor in the maximum obtainable
efficiency of a SC regulator. Theoretical analysis showed
that SPCR significantly increases achievable efficiencies
from infinitely low- to very high (> 10W/mm2) power
densities and for a wide variety of technological pa-
rameters. Thanks to the use of Charge Redistribution
Buses (CRB), SPCR only requires little area overhead
and is relatively easy to implement. A 1/2 converter has
been fabricated in a 40nm bulk CMOS technology and
achieved a record fully integrated SC regulator efficiency
of 94.6%.
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